I thin solid films 262 1995 177186 179 copper polymer onchip interconnect cross section of copper polyimide interconnection with 4 layers of wiring. Cross section of a 6 level copper wiring structure fabricated by ibm showing wiring hierarchy. Washington semiconductor industry designers are looking to copper onchip interconnections to prevent the jamming together of eversmaller active elements and the resulting degradation of the. Fourlayer copper polyimide interconnect structure from ibm ref. Damascene copper electroplating for chip interconnections.
A summary of milestones of damascene electroplating for cu chip interconnections in ibm appears in. Simulations and measurements are used to examine details of interconnection and insulator electrical properties, cpu cycle time estimation, and pulse propagation. Wire bonding is a standard interconnection technique used for electrically connecting microchips to the terminals of a chip package or directly to a substrate harman, 2010. A process is described for the fabrication of submicron interconnect structures for integrated circuit chips. Copper is widely used as interconnecting material in ultralargescale integration ulsi circuits fig.
Detailed performance improvements are presented for graceful migration to copper wiring. Effective resistivities for aluminum and copper interconnects as functions of linewidth and designrule generation. Inlaid copper multilevel interconnections using planarization by chemicalmechanical polishing volume 18 issue 6 s. Onchip interconnects have always been considered rclike, that is exhibiting long rcdelays. Fabrication of copper interconnection has been achieved by damascene process 1, which is an electrodeposition process combined with chemicalmechanical polishing cmp fig. Finally, various advantages of copper interconnections are. Close copper electroplating approaches for 16nm technology jonathan reid, andrew mckerrow, sesha varadarajan, and greg kozlowski, novellus systems, inc. International journal of engineering trends and technology ijett volume4issue4 april 20.
In order to avoid fracture of the onchip dielectric, the stress in the copper pillars should be less than the current leadfree solders that the all copper pillars would be replacing. In the late 1990s, chipmakers switched to copper, which conducts electricity better than aluminum somewhat similar to how a copper bottomed frying pan heats up faster than an allaluminum pan. Telegraph systems operate with simple circuitry at distances of hundreds of miles and at an average bandwidth of perhaps 10 or 20 baud. Complete copper film coverage on incomplete copper seed coatings on planar samples of sisio2w2ncu seeded wafers has also been successfully demonstrated, where the seed layer was initially deposited by pvd, and then scratched to the w2n substrate barrier layer in a lattice pattern. First, the softening of the au bump by annealing was con. In 1997, ibm published results 1 from fully integrated devices with cu interconnections that showed a 4045% drop in the resistance of cladded cu wiring compared to alcu wiring, and a substantial improvement in electromigration. Cu interconnections was also published by motorola 6. Us20050017361a1 postpassivation metal scheme on an ic.
Copper onchip interconnections a breakthrough in electrodeposition to make better chips by panos c. Damascene cu electroplating for onchip metallization, which we conceived and developed in the early 1990s, has been central to ibms cu chip interconnection technology. Nonlinered co and ru interconnects can have better interconnect resistance than cu, if the cu liner cannot be scaled down below 2 nm in future interconnect technologies. Future interconnect technology stanford university. Copper based chips are semiconductor integrated circuits which use copper for interconnections in the metalization layer, the beol. This lowcte package approach, however, creates ctemismatch. In this chapter, the importance of this technique to the semiconductor industry is discussed in detail from an experimental as well as a modeling standpoint. Since copper is a better conductor than aluminium, chips using this technology can have smaller metal components, and use less energy to pass electricity through them.
But below that, new metals will have to come into play to keep up with moores law of. For example, consider a signal route in copper interconnect. Copper onchip interconnections electrochemical society. Behaviour of copper in annealed cusio2si systems for on. Ibms announcement that it had manufactured the first chips with copper interconnect on september 22, 1997, was a press release heard around the world. The electrical and structural properties of thin copper films attract increasing attention nowadays because of the use for on. Copper will always have its place in the majority of future onchip micro and nanoscale wiring at 15 nm. Cu interconnections for manufacturable, solderfree. Copper interconnect to speed future dsps, microprocessors. The future of onchip interconnections pcb printedcircuit board traces from highspeed signal propagationc advanced black magic. Damascene copper electroplating for chip interconnections abstract. Au bump interconnection in 20 pitch on 3d chip stacking. Taking advantage of the computeraided design, the copper can either be selectively patterned or fully transformed to conductive copper after the laser writing process.
The images were stunning, as seen in ibm s photo below. You can usually scale up the speed of any copper based communications system by scaling down its length. Photochemical copper coating on 3d printed thermoplastics. Close copper electroplating approaches for 16nm technology. Near speed of light onchip electrical interconnects.
The capability of this method to superfill features without leaving voids or seams is. Copper microelectrode fabrication using laser printing and. The electrochemical behavior of copper in copper sulfate sulfuric acid, containing various combinations of nacl, sodium 3mercapto1 propanesulfonate mpsa, and polyethylene glycol peg is examined. Thermal stability of onchip copper interconnect structures. Vlsi onchip interconnection performance simulations and. An interconnection structure according to claim 1, wherein said structure is used either onchip or offchip.
The electrochemical society interface spring 1999 fig. First you will construct the bottom of the bookcase according to the below diagram. Cu electrodeposition for onchip interconnections nist. Copper interconnection structure incorporating a metal.
Copper wires are also significantly more durable and 100 times more reliable over time, and can be shrunk to smaller sizes than aluminum. Variations in the width or height of interconnecting metal lines can also cause effects. Large lowcte glass packagetopcb interconnections with. The ie currentpotential deposition characteristics of the electrolytes reveal a hysteretic response associated with the clpegmpsa system that can be usefully. Together, these effects lead to higherperformance processors. Copper metallization of chips has thus been the subject of intense investigation for more than a decade 1,4,5. In addition, copper lines could be made smaller, keeping pace with transistor size scaling.
Cu electrodeposition for onchip interconnections gery stafford, thomas moffat, vladimir jovic, david kelley, john bonevich, daniel josell. International journal of engineering trends and technology. A similar resistivity size effect increase was observed in cu, co, and ru. Parallel optical interconnect systems 20012006 research topics. Great savings free delivery collection on many items. Allcopper chiptosubstrate interconnections for flip. Copper microelectrode fabrication using laser printing and laser sintering processes for onchip antennas on flexible integrated circuits. Voidfree and seamless conductors are obtained by electroplating cu from baths that contain additives and are conventionally used to deposit level, bright, ductile, and lowstress cu metal. Etsy is the home to thousands of handmade, vintage, and oneofakind products and gifts related to your search. It is easiest to put this together where you intend to have the bookcase so keep that in mind while making it. Copper alloys for chip and package interconnections.
Various postpassivation passive components may be formed on the integrated circuit and connected via the metal caps. Bandwidth of an upper level onchip copper metal interconnect with. A gold pad may be formed on the metal caps to allow wire bonding and testing applications. There is a lot of research that has been done on electroplating of metals depending on the type of application.
More important was that it marked the successful culmination of a decadelong. Copper electrodeposition for nanofabrication of electronics devices. Damascene cu electroplating for on chip metallization, which we conceived and developed in the early 1990s, has been central to ibms cu chip interconnection technology. In the present invention, copper interconnection with metal caps is extended to the postpassivation interconnection process. Finally, there is a need to lay out the requirements for processing technology in order to make cnt bundles the interconnection material of choice in the near or distant future. We have developed electroplating technology for copper that has been successfully implemented in ibm for the fabrication of chip interconnect structures 7, 81. Craig moir interconnections 06032003 5 57 06032003 interconnections 5 57 2. The electrochemical behavior of copper in copper sulfate sulfuric acid, containing various combinations of nacl, sodium 3 mercapto1 propanesulfonate mpsa, cu electrodeposition for onchip interconnections nist. The ie currentpotential deposition characteristics of the electrolytes reveal a hysteretic response associated with the clpegmpsa system that can be usefully employed to monitor and.
The main advantages of copper are the excellent conductivity and the relatively high stability against electro migration damaging. Dukovic horkans deligianni electroplating for chip. The various arguments for introducing optical interconnections to silicon cmos chips are summarized, and the challenges for optical, optoelectronic, and. Seedless electrochemical deposition of copper on pvdw2n. Fundamentally, highlyreliable c2s interconnections, should possess the high electrical and thermal performance of copper along with the wettability and compliance of solder to enhance bonding manufacturability and improve tolerance to noncoplanarities and warpage. Cut your copper pipe into the following dimensions. Interdiffusion at the copper silicon interface can be a remarkable drawback of the. As the performance of electronic systems increases, the data rate inside these systems is reaching the limits of the traditional electrical interconnects over copper. Electromigration and resistivity of cu, co and ru onchip interconnections have been investigated. An interconnection structure according to claim 1, wherein said copper alloy seed layer is a copper containing about 0. Us6946716b2 electroplated interconnection structures on. No matter what youre looking for or where you are in the world, our global marketplace of sellers can help you find unique and affordable options. One big wire change from 1997 still helping chips achieve.
These lowcte packages are also needed to minimize stress on the ultralow k onchip dielectrics. Performance analysis of carbon nanotube interconnects for. Higher conductivity lines improved overall ic performance. A novel copper interconnection technology is being pioneered by georgia techs packaging research center gtprc to achieve manufacturable solderfree assembly at low temperatures. Bandwidth limitations the bandwidth for all for all electrical interconnections is given by. Wire bonding technology can either be categorized by the bonding method ballwedge or wedgewedge or the actual mechanism that creates the metallic interconnection between wire and substrate. By interfacing engineering and process design, the cu interconnections are shown to meet both thermal cycling and ultrahigh currenthandling needs. The parasitic loading of the longest lines will thus increase, and the time is rapidly approaching when onchip wiring delays will reach or exceed 50% of the cycle time for the fastest logic chips. Frontiers of cu electrodeposition and electroless plating for onchip interconnects. Copper onchip interconnections the electrochemical society. International journal of engineering trends and technology ijett volume4issue4 april 20 issn. Both use copper based transmission media but at varying distances and speeds.
897 494 434 273 167 405 193 188 1066 1446 239 854 685 1557 1115 291 977 15 607 482 652 535 1250 364 256 351 1151 1167 6 275 201 1412 71 116